Power Consumption for High Speed Spinning Machines
نویسندگان
چکیده
منابع مشابه
Reducing the Power Consumption in High-Speed Bandpass Modulators
Power consumption is a key point in the design of high-speed switched capacitor (SC) circuits, which efficiently implement a number of analog functions. Among them, SC modulators are very popular for analog-to-digital conversion. In this kind of circuit, operational amplifiers are the most consuming cells because of their requirements in terms of dc-gain and unity-gain frequency. An operational...
متن کاملPower Consumption Reduction in High-Speed ΣDelta Bandpass Modulators
Power consumption is a key point in the design of high-speed switched capacitor (SC) circuits, which allow to efficiently implement a number of analog functions. Among them, SC Σ∆ modulators are very popular for A/D conversion: in this kind of circuits, operational amplifiers are the most consuming cells because of their requirements in terms of DC gain and unitygain frequency. A new amplifier ...
متن کاملHigh-Speed and Low-Power Flash ADCs Encoder
This paper presents a high-speed, low-power and low area encoder for implementation of flash ADCs. Key technique for design of this encoder is performed by convert the conventional 1-of-N thermometer code to 2-of-M codes (M = ¾ N). The proposed encoder is composed from two-stage; in the first stage, thermometer code are converted to 2-of-M codes by used 2-input AND and 4-i...
متن کاملAlgorithms for Power Consumption Reduction and Speed Enhancement in High-Performance Parallel Multipliers
This paper presents a new two-gate-delay implementation of the Booth encoder and partial product generator, which eliminates the unnecessary glitches associated with the Booth multiplier. In addition, a modified signed/unsigned (MSU) and modified sign-generate (MSG) algorithms, suitable especially for signed/unsigned multipliers, were developed in order to reduce the compression level needed in...
متن کاملDSPs/FPGAs Comparative Study for Power Consumption, Noise Cancellation, and Real Time High Speed Applications
Adaptive noise data filtering in real-time requires dedicated hardware to meet demanding time requirements. Both DSP processors and FPGAs were studied with respect to their performance in power consumption, hardware architecture, and speed for real time applications. For testing purposes, real time adaptive noise filters have been implemented and simulated on two different platforms, Motorola D...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of the Textile Machinary Society
سال: 1960
ISSN: 1883-8715
DOI: 10.4188/transjtmsj1948.13.38